

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/716,843	11/17/2000	Kouichi Ikeda	A-382WOC	8226
802	7590 08/07/2002		_	
DELLETT AND WALTERS			EXAMINER	
310 S.W. FOURTH AVENUE SUITE 1101 PORTLAND, OR 97204		•	KEBEDE, BROOK	
			ART UNIT	PAPER NUMBER
			2823	
		DATE MAILED: 08/07/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and Trademark Office PTO-326 (Rev. 04-01)

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)

6) Other:

4) Interview Summary (PTO-413) Paper No(s).

5) Notice of Informal Patent Application (PTO-152)

Application/Control Number: 09/716,843

Art Unit: 2823

... B

8.

DETAILED ACTION

Election/Restrictions

- Restriction to one of the following inventions is required under 35 U.S.C. 121:
 Group I., Claims1-4, drawn to Semiconductor Device, classified in class 257, subclass 225+.
 - Group II, Claims 5-10, drawn to Method of Manufacturing Semiconductor, classified in class 438, subclass 14.
- 2. The inventions are distinct, each from the other because of the following reasons:
- 3. Inventions Group II and Group I are related as process of making and product made. The inventions are distinct if either or both of the following can be shown: (1) that the process as claimed can be used to make other and materially different product or (2) that the product as claimed can be made by another and materially different process (MPEP § 806.05(f)). In the instant case the device of Group I can be manufactured by forming a plurality of identical semiconductor chips on the semiconductor wafer and dicing each the semiconductor chips and dividing one or more plurality pieces before conducting testing and carrying out a quality test for each divided semiconductor chips.
- 4. Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.
- 5. Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).

Application/Control Number: 09/716,843

Art Unit: 2823

Applicant is reminded that upon the cancellation of claims to a non-elected invention, the 6. inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Correspondence

Any inquiry concerning this communication or earlier communications from the 7. examiner should be directed to Brook Kebede whose telephone number is (703) 306-4511. The examiner can normally be reached on 8-5 Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703) 308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Brook Kebede

August 2, 2002

SUPERVISORY PRIMARY EXAMINER
TECHNOLOGY CENTER 2600